PIC18F83J11T-I/PT【PDF 67/332 页】IC PIC MCU FLASH 4KX16 80TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3871

63页 64页 65页 66页 [67页]68页 69页 70页 71页

2010 Microchip Technology Inc.

DS39774D-page 159

PIC18F85J11 FAMILY

13.2

Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes

(see Figure 13-2). When the RD16 control bit

(T1CON<7>) is set, the address for TMR1H is mapped

to a buffer register for the high byte of Timer1. A read

from TMR1L will load the contents of the high byte of

Timer1 into the Timer1 High Byte Buffer register. This

provides the user with the ability to accurately read all

16 bits of Timer1 without having to determine whether

a read of the high byte, followed by a read of the low

byte, has become invalid due to a rollover between

reads.

A write to the high byte of Timer1 must also take place

through the TMR1H Buffer register. The Timer1 high

byte is updated with the contents of TMR1H when a

write occurs to TMR1L. This allows a user to write all

16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or

writable in this mode. All reads and writes must take

place through the Timer1 High Byte Buffer register.

Writes to TMR1H do not clear the Timer1 prescaler.

The prescaler is only cleared on writes to TMR1L.

13.3

Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated

between pins, T1OSI (input) and T1OSO (amplifier

output). It is enabled by setting the Timer1 Oscillator

Enable bit, T1OSCEN (T1CON<3>). The oscillator is a

low-power circuit rated for 32 kHz crystals. It will

continue to run during all power-managed modes. The

circuit for a typical LP oscillator is shown in Figure 13-3.

Table 13-1 shows the capacitor selection for the Timer1

oscillator.

The user must provide a software time delay to ensure

proper start-up of the Timer1 oscillator.

FIGURE 13-3:

EXTERNAL

COMPONENTS FOR THE

TIMER1 LP OSCILLATOR

TABLE 13-1:

CAPACITOR SELECTION FOR

THE TIMER1

OSCILLATOR(2,3,4)

13.3.1

USING TIMER1 AS A

CLOCK SOURCE

The Timer1 oscillator is also available as a clock source

in power-managed modes. By setting the System

Clock Select bits, SCS<1:0> (OSCCON<1:0>), to ‘01’,

the device switches to SEC_RUN mode; both the CPU

and peripherals are clocked from the Timer1 oscillator.

If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP

instruction is executed, the device enters SEC_IDLE

mode. Additional details are available in Section 4.0

“Power-Managed Modes”.

Whenever the Timer1 oscillator is providing the clock

source, the Timer1 system clock status flag, T1RUN

(T1CON<6>), is set. This can be used to determine the

controller’s current clocking mode. It can also indicate

the clock source being currently used by the Fail-Safe

Clock Monitor. If the Fail-Safe Clock Monitor is enabled

and the Timer1 oscillator fails while providing the clock,

polling the T1RUN bit will indicate whether the clock is

being provided by the Timer1 oscillator or another

source.

Note:

See the Notes with Table 13-1 for additional

information about capacitor selection.

XTAL

PIC18F85J11

T1OSI

T1OSO

32.768 kHz

27 pF

Oscillator

Type

Freq.

32.768 kHz

27 pF(1)

Note 1: Microchip suggests these values as a

starting point in validating the oscillator

circuit.

2: Higher capacitance increases the stability

of the oscillator but also increases the

start-up time.

3: Since each resonator/crystal has its own

characteristics, the user should consult

the resonator/crystal manufacturer for

appropriate

values

external

components.

4: Capacitor values are for design guidance

only.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式